A new pattern jitter free frequency error detector
نویسندگان
چکیده
One method to enable fast acquisition of a phase-locked loop (PLL) in spite of large frequency offsets and small PLL bandwidths is to use an additional AFC loop. A suitable frequency error detector (FED) for large frequency offsets is the well-known balanced quadricorrelator. This FED is shown to produce great pattern jitter if it is to work with digital modulated MQAM and MPSK signals (M > 2) and random data. This paper describes how this pattern jitter for MQAM and MPSK signals can be overcome completely. Another understanding of the balance quadricorrelator is also given.
منابع مشابه
Modeling of Jitter Characteristics for the Second Order Bang-Bang CDR
Bang-Bang clock and data recovery (BBCDR) circuits are hard nonlinear systems due to the nonlinearity introduced by the binary phase detector (BPD). The specification of the CDR frequency response is determined by jitter tolerance and jitter transfer. In this paper, jitter transfer and jitter tolerance of the second-order BBCDR are characterized by formulating the time domain waveforms. As a re...
متن کاملDual Phase Detector Based Delay Locked Loop for High Speed Applications
In this paper a new architecture for delay locked loops will be presented. One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...
متن کاملBit Error Rate Tester
Key performance specifications Up to 1.6 Gb/s Pattern Generator/Error detector for fast, accurate characterization of digital communications signaling systems PRBS or 8 Mb user-defined patterns provide the versatility to debug or verify any combination of digital signaling ANSI jitter measurements (RJ, DJ, and TJ) to measure the impact of random and deterministic jitter on the total jitter at B...
متن کاملLow Jitter Phase-Locked Loop
For high speed application, jitter is a problem to communication system, as it reduces the performance of overall circuitry. As jitter is a type of corruption that cannot be eliminated, reducing jitter is one way to help to improve the system performance. In this paper, we introduce some ways to reduce the jitter in phase-locked loop. Introduction Phase-Locked Loop, PLL, is widely used among th...
متن کاملحلقۀ قفل تأخیر پهن باند با پمپ بار خودتنظیم و بدون مشکل عدم تطبیق
Almost all logic systems have a main clock signal in order to provide a common timing reference for all of the components in the system. Supporting the highest bandwidth data rates among devices requires advanced clock management technology such as delay-locked loops (DLLs). The DLL circuitry allows for very precise synchronization of external and internal clocks. In this paper a low jitter and...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEEE Trans. Communications
دوره 37 شماره
صفحات -
تاریخ انتشار 1989